Actually, we will design a CPU and a memory, they will behave like in a MIPS architecture. So, this design will not be MIPS exactly.
We will design two modules names CPU and memory. CPU send requests to memory to get instructions; memory read data from an address or write data to an address to reply the requests.
It was a homework and you can download the manual from this URL.
You can get the code from Github.